Cadence drives giga-gate/gigahertz design at 28-nm with digital end-to-end flow
Driven by the Cadence Silicon Realization approach, the new Encounter-based flow provides a faster, more deterministic path to achieve giga-gate/gigahertz silicon through technology integration and significant core architecture and algorithm improvements in a unified design, implementation and verification flow. Working seamlessly with Cadence's analog/mixed-signal and silicon/package co-design domains, the new digital 28-nanometer flow enables designers to consider the entire chip flow holistically to drive breakthroughs in high-performance, low-power, mixed-signal, and even 3D-IC designs- critical success factors for mobility-based and multimedia SoCs.
The new flow, available immediately, supports Cadence's approach to Silicon Realization through its focus on unique and pervasive design intent, abstraction, and convergence from RTL to GDSII, then through to packaging. Silicon Realization is a key element of the EDA360 vision.
Eliminating the need for tradeoffs between complexity and advanced process nodes, the new flow optimizes complex design at 28 nanometers, providing a path for advanced SoC development to realize the cost benefits of smaller geometries. Key to the flow's performance (add link to Wei Lii's blog) is a unified digital design, implementation, and verification based on intent, abstraction, and convergence.
“The complexity of 28-nanometer design coupled with the need to support complex giga-gate/gigahertz requirements demands an integrated end-to-end flow,” said David Desharnais, senior director, Silicon Realization product marketing. “Our unique Silicon Realization approach allows our customers to push their SoC designs to new levels in order to deliver the highest performance silicon for multimedia, communications and computing applications. Today's announcement of our comprehensive 28-nanometer digital Silicon Realization flow continues our push toward realizing the EDA360 vision.”
The Encounter-based Silicon Realization digital end-to-end flow includes technologies such as Encounter RTL Compiler, Encounter Digital Implementation System, Encounter Conformal technologies, Encounter Test, Encounter Timing System, Cadence QRC Extraction, Encounter Power System and Encounter DFM technologies.
For further information: www.cadence.com.
- RF generator series zones in on price/performance ratio
- Anritsu to sell Teledyne LeCroy products in the UK
- MEMS design platform updated for IoT
- Multi-channel RF tansceiver covers ISM bands from 300 MHz through to 960 MHz
- 5.9 GHz band automotive wireless communications SoC meets ETSI standards
- Anritsu demonstrates first 64 Gbps signal quality analyzer
- AWR software helps Micran design a complex space-qualified X-Band MMIC
- NI to demonstrate user-programmable FPGA test and design platforms
- Anite agrees to license Nokia OSS interfaces
- Health effects of Wi-Fi networks addressed by eBrief
- Compact, multiband transceiver for industrial telemetry and remote control
- Bluetooth IP from Ceva powers NXP smart SoCs
- Could black phosphorus take out graphene?
- Rohde & Schwarz wins communications system order for Royal Navy combat ship
- Variable gain tower mounted amplifiers for low- and high-band applications
- Dialog snaps up Atmel
- First optical rectenna converts light to DC current
- Connected home report a wake up call for European business
- Startup raises $5.5 million for smart IoT batteries
- Researchers develop small, inexpensive high frequency comb signal generator
- Unlocking 3-D vision from ordinary digital camera technology
- Apple latest products run on new mobile processors
- Super-battery charges mobile devices in 15 seconds or less
- Partnership enables field-deployable private cellular 4G ‘bubbles’
- Mobile operators must have Wi-Fi Calling
- Circularly polarized light detector on a silicon chip
- University of Surrey officially opens 5G Innovation Centre
- Battery lifetime can be extended with heat
- Marvell restuctures mobile platform business
- Broadcom targets automotive applications with wireless connectivity chips
- ESD protection in CMOS RFIC
- Software-Defined Radio Handbook
- Critical Requirements in High Speed Signal Generation Applications
- GNSS timing and the rise of small cells
- Getting Security Right in Wireless Sensor Networks
- Doherty Power Amplifier using 2-stage asymmetrical IC designed for 1.8-2.2 GHz applications